|
@@ -190,6 +190,7 @@ config BR2_cortex_a15_a7
|
|
|
select BR2_ARM_CPU_HAS_THUMB2
|
|
|
select BR2_ARM_CPU_ARMV7A
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_4_9
|
|
|
depends on !BR2_ARCH_IS_64
|
|
|
config BR2_cortex_a17
|
|
|
bool "cortex-A17"
|
|
@@ -199,6 +200,7 @@ config BR2_cortex_a17
|
|
|
select BR2_ARM_CPU_HAS_THUMB2
|
|
|
select BR2_ARM_CPU_ARMV7A
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
|
|
|
depends on !BR2_ARCH_IS_64
|
|
|
config BR2_cortex_a17_a7
|
|
|
bool "cortex-A17/A7 big.LITTLE"
|
|
@@ -208,6 +210,7 @@ config BR2_cortex_a17_a7
|
|
|
select BR2_ARM_CPU_HAS_THUMB2
|
|
|
select BR2_ARM_CPU_ARMV7A
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
|
|
|
depends on !BR2_ARCH_IS_64
|
|
|
config BR2_cortex_a53
|
|
|
bool "cortex-A53"
|
|
@@ -233,6 +236,7 @@ config BR2_cortex_a57_a53
|
|
|
select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
select BR2_ARM_CPU_ARMV8
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
|
|
|
config BR2_cortex_a72
|
|
|
bool "cortex-A72"
|
|
|
select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
|
|
@@ -241,6 +245,7 @@ config BR2_cortex_a72
|
|
|
select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
select BR2_ARM_CPU_ARMV8
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
|
|
|
config BR2_cortex_a72_a53
|
|
|
bool "cortex-A72/A53 big.LITTLE"
|
|
|
select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
|
|
@@ -249,6 +254,7 @@ config BR2_cortex_a72_a53
|
|
|
select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
select BR2_ARM_CPU_ARMV8
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
|
|
|
config BR2_cortex_m3
|
|
|
bool "cortex-M3"
|
|
|
select BR2_ARM_CPU_HAS_THUMB2
|