|
@@ -1,6 +1,6 @@
|
|
config BR2_PACKAGE_HOST_RISCV_ISA_SIM
|
|
config BR2_PACKAGE_HOST_RISCV_ISA_SIM
|
|
bool "host riscv-isa-sim"
|
|
bool "host riscv-isa-sim"
|
|
- depends on BR2_HOST_GCC_AT_LEAST_4_9 # C++1
|
|
|
|
|
|
+ depends on BR2_HOST_GCC_AT_LEAST_4_9 # C++11
|
|
help
|
|
help
|
|
Spike, the RISC-V ISA Simulator, implements a functional
|
|
Spike, the RISC-V ISA Simulator, implements a functional
|
|
model of one or more RISC-V harts.
|
|
model of one or more RISC-V harts.
|