|
@@ -198,6 +198,20 @@ config BR2_cortex_a53
|
|
|
select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
select BR2_ARM_CPU_ARMV8
|
|
|
select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+config BR2_cortex_a57
|
|
|
+ bool "cortex-A57"
|
|
|
+ select BR2_ARM_CPU_HAS_ARM
|
|
|
+ select BR2_ARM_CPU_HAS_NEON
|
|
|
+ select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
+ select BR2_ARM_CPU_ARMV8
|
|
|
+ select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
+config BR2_cortex_a72
|
|
|
+ bool "cortex-A72"
|
|
|
+ select BR2_ARM_CPU_HAS_ARM
|
|
|
+ select BR2_ARM_CPU_HAS_NEON
|
|
|
+ select BR2_ARM_CPU_HAS_FP_ARMV8
|
|
|
+ select BR2_ARM_CPU_ARMV8
|
|
|
+ select BR2_ARCH_HAS_MMU_OPTIONAL
|
|
|
config BR2_cortex_m3
|
|
|
bool "cortex-M3"
|
|
|
select BR2_ARM_CPU_HAS_THUMB2
|
|
@@ -520,6 +534,12 @@ config BR2_GCC_TARGET_CPU
|
|
|
default "cortex-a53" if (BR2_cortex_a53 && !BR2_ARCH_IS_64)
|
|
|
default "cortex-a53+fp" if (BR2_cortex_a53 && BR2_ARCH_IS_64 && BR2_ARM_FPU_FP_ARMV8)
|
|
|
default "cortex-a53+fp+simd" if (BR2_cortex_a53 && BR2_ARCH_IS_64 && BR2_ARM_FPU_NEON_FP_ARMV8)
|
|
|
+ default "cortex-a57" if (BR2_cortex_a57 && !BR2_ARCH_IS_64)
|
|
|
+ default "cortex-a57+fp" if (BR2_cortex_a57 && BR2_ARCH_IS_64 && BR2_ARM_FPU_FP_ARMV8)
|
|
|
+ default "cortex-a57+fp+simd" if (BR2_cortex_a57 && BR2_ARCH_IS_64 && BR2_ARM_FPU_NEON_FP_ARMV8)
|
|
|
+ default "cortex-a72" if (BR2_cortex_a72 && !BR2_ARCH_IS_64)
|
|
|
+ default "cortex-a72+fp" if (BR2_cortex_a72 && BR2_ARCH_IS_64 && BR2_ARM_FPU_FP_ARMV8)
|
|
|
+ default "cortex-a72+fp+simd" if (BR2_cortex_a72 && BR2_ARCH_IS_64 && BR2_ARM_FPU_NEON_FP_ARMV8)
|
|
|
|
|
|
config BR2_GCC_TARGET_ABI
|
|
|
default "aapcs-linux" if BR2_arm || BR2_armeb
|