Home Explore Help
Register Sign In
PUBLIC_REPOS
/
buildroot
mirror of git://git.buildroot.net/buildroot
2
1
Fork 0
Files
Browse Source

arch/Config.in.x86: westmere and silvermont were added in gcc 4.9

These were added in gcc commit
d3c11974032e21121a051d423a1d71097edf752f ("Use proper Intel processor
names for -march=/-mtune=") which was merged in gcc 4.9.

Signed-off-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
Signed-off-by: Yann E. MORIN <yann.morin.1998@free.fr>
Thomas Petazzoni 3 years ago
parent
653fa001f3
commit
1a21705e73
1 changed files with 2 additions and 0 deletions
Unified View Show Diff Stats
  1. 2 0
      arch/Config.in.x86

+ 2 - 0
arch/Config.in.x86
View File 

@@ -196,6 +196,7 @@ config BR2_x86_westmere
 
 	select BR2_X86_CPU_HAS_SSSE3
 
 	select BR2_X86_CPU_HAS_SSSE3
 
 	select BR2_X86_CPU_HAS_SSE4
 
 	select BR2_X86_CPU_HAS_SSE4
 
 	select BR2_X86_CPU_HAS_SSE42
 
 	select BR2_X86_CPU_HAS_SSE42
 
+	select BR2_ARCH_NEEDS_GCC_AT_LEAST_4_9
 
 config BR2_x86_corei7_avx
 
 config BR2_x86_corei7_avx
 
 	bool "corei7-avx"
 
 	bool "corei7-avx"
 
 	select BR2_X86_CPU_HAS_MMX
 
 	select BR2_X86_CPU_HAS_MMX
 
@@ -273,6 +274,7 @@ config BR2_x86_silvermont
 
 	select BR2_X86_CPU_HAS_SSSE3
 
 	select BR2_X86_CPU_HAS_SSSE3
 
 	select BR2_X86_CPU_HAS_SSE4
 
 	select BR2_X86_CPU_HAS_SSE4
 
 	select BR2_X86_CPU_HAS_SSE42
 
 	select BR2_X86_CPU_HAS_SSE42
 
+	select BR2_ARCH_NEEDS_GCC_AT_LEAST_4_9
 
 config BR2_x86_k6
 
 config BR2_x86_k6
 
 	bool "k6"
 
 	bool "k6"
 
 	depends on !BR2_x86_64
 
 	depends on !BR2_x86_64