|
@@ -4,7 +4,7 @@ comment "Arm toolchains available for Cortex-A + EABIhf"
|
|
|
depends on !BR2_STATIC_LIBS
|
|
|
|
|
|
config BR2_TOOLCHAIN_EXTERNAL_ARM_ARM
|
|
|
- bool "Arm ARM 2018.11"
|
|
|
+ bool "Arm ARM 2019.03"
|
|
|
depends on BR2_arm
|
|
|
depends on BR2_ARM_CPU_ARMV7A || BR2_ARM_CPU_ARMV8A
|
|
|
depends on BR2_HOSTARCH = "x86_64"
|
|
@@ -14,13 +14,13 @@ config BR2_TOOLCHAIN_EXTERNAL_ARM_ARM
|
|
|
select BR2_TOOLCHAIN_HAS_SSP
|
|
|
select BR2_TOOLCHAIN_HAS_NATIVE_RPC
|
|
|
select BR2_INSTALL_LIBSTDCPP
|
|
|
- select BR2_TOOLCHAIN_HEADERS_AT_LEAST_4_20
|
|
|
+ select BR2_TOOLCHAIN_HEADERS_AT_LEAST_4_19
|
|
|
select BR2_TOOLCHAIN_GCC_AT_LEAST_8
|
|
|
select BR2_TOOLCHAIN_HAS_FORTRAN
|
|
|
select BR2_TOOLCHAIN_HAS_OPENMP
|
|
|
help
|
|
|
- Arm toolchain for the ARM architecture. It uses GCC 8.2.1,
|
|
|
- GDB 8.1.1, glibc 2.28, Binutils 2.30. It generates code that
|
|
|
+ Arm toolchain for the ARM architecture. It uses GCC 8.3.1,
|
|
|
+ GDB 8.2.1, glibc 2.28, Binutils 2.32. It generates code that
|
|
|
runs on all Cortex-A profile devices, but tuned for the
|
|
|
Cortex-A9. The code generated uses the hard floating point
|
|
|
calling convention, and uses the VFPv3-D16 FPU instructions.
|